My title page contents

洗衣机控制器设计VHDL代码Quartus EPF10K开发板

名称:洗衣机控制器设计VHDL代码Quartus  EPF10K开发板

软件:Quartus

语言:VHDL

代码功能:

1)洗衣机状态及其转换方式为:启动一一正转20秒——反转20秒——浸泡10秒——脱水10秒——结束

2)按键启动洗衣机控制程序,用6个LED灯指示洗衣机状态,其中启动指示灯按下启动按键后即点亮,直至结束;正转、反转、浸泡、脱水指示灯为闪烁方式,结束状态灯点亮持续5秒后自动熄灭

3)用两个数码管显示洗涤剩余时间(启动时为60秒)。

4)设置一个暂停/恢复键,和一个暂停LED指示灯,暂停时停止计时,暂停指示灯亮;恢复时继续计时,暂停指示灯熄灭

洗衣机控制器.jpg

FPGA代码Verilog/VHDL代码资源下载:www.hdlcode.com

本代码已在EPF10K开发板验证,EPF10K开发板如下,其他开发板可以修改管脚适配:EPF10K开发板.png

演示视频:

设计文档:

设计文档.doc

1. 工程文件

Quartus9.0版本

2. 程序文件






3. 程序编译


4. RTL图


5. 管脚分配



6. 仿真图






部分代码展示:

LIBRARY ieee;
   USE ieee.std_logic_1164.all;
--二进制转BCD码
ENTITY BCD IS
   PORT (
      time_down  : IN STD_LOGIC_VECTOR(5 DOWNTO 0);--输入二进制
      time_ten   : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);--输出十位
      time_one   : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)--输出个位
   );
END BCD;
ARCHITECTURE trans OF BCD IS
BEGIN
   
   PROCESS (time_down)
   BEGIN
      CASE time_down IS
         WHEN "000000" =>
            time_ten <= "0000";--十位
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0000";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0001";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0010";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0011";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one 
            time_ten <= "0100";
            time_one --50
            time_ten <= "0101";--5
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one 
            time_ten <= "0101";
            time_one <= "1001";

代码文件(付费下载):



1、代码文件需要付费后才可见。
2、支付问题请联系微信公众号客服。
3、优质Verilog/VHDL代码资源,所见即所得。
Verilog/VHDL资源下载 » 洗衣机控制器设计VHDL代码Quartus EPF10K开发板

发表评论

模板文件不存在: ./template/plugins/comment/pc/index.htm

注册为本站会员,充值100得150,详情咨询客服

目前为止共有 *** 位优秀的会员加入! 立刻加入会员